

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13






FIG. 14**FIG. 19**

FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 40




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30







FIG. 31A*FIG. 31B**FIG. 31C*

FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36





FIG. 37

FIG. 38




FIG. 39




FIG. 41




FIG. 42




FIG. 43




FIG. 44







FIG. 45 PRIOR ART*FIG. 46A PRIOR ART**FIG. 46B PRIOR ART*

FIG. 47 PRIOR ART




FIG. 48 PRIOR ART




FIG. 49 PRIOR ART





FIG. 50 PRIOR ART



The diagram illustrates a transmitter system with the following components and signal flow:

- 1 TRANSMIT-SIGNAL GENERATOR**: Provides the input signal $x(t)$ to the **2 S/P** converter.
- 2 S/P**: Serial-to-parallel converter that splits the signal into **I** and **Q** channels.
- 8**: A dashed box enclosing the core processing blocks:
 - 15a**: A multiplier that receives the **I** and **Q** signals and the output from the **15n** delay block.
 - 15d**: An **AMPLITUDE-TO-POWER CONVERTER** that receives the **I** and **Q** signals and provides a control signal to the **15e** block.
 - 15e**: A **DISTORTION COMPENSATION COEFFICIENT TABLE RAM $h_n(p)$** that outputs $h_{n-1}(p)$ to the multiplier **15a** and $h_n(p)$ to the adder **15k**.
 - 15m**: A **DELAY** block that receives the **I** and **Q** signals and outputs to the **15k** adder.
 - 15k**: An adder that combines the outputs from the **15e** table and the **15m** delay block to produce $h_n(p)$.
 - 15**: A **ROTATION CALCULATION UNIT** that receives $h_n(p)$ and a control signal μ to produce $h_{n-1}(p)$ for the multiplier **15a**.
 - 15g**: An adder that receives the **I** and **Q** signals and the output from the **15p** delay block.
 - 15p**: A **DELAY** block that receives the **I** and **Q** signals and outputs to the adder **15g**.
 - 15n**: A **DELAY** block that receives the output from the multiplier **15a** and outputs back to the multiplier **15a**.
- 3 D/A**: Digital-to-analog converter that receives the outputs from the multiplier **15a** and the adder **15g**.
- 4 MOD**: Modulator that combines the signals from the **3 D/A** converter.
- 6 AMP**: Amplifier that receives the signal from the **4 MOD** block.
- 7**: An antenna that receives the signal from the **6 AMP**.
- 9**: A feedback path that receives the signal from the antenna and feeds it back into the **15n** delay block.
- 11 DEM**: Demodulator that receives the signal from the antenna and outputs to the **12 A/D** converter.
- 12 A/D**: Analog-to-digital converter that receives the signal from the **11 DEM** block and outputs to the **15g** adder.

FIG. 52 PRIOR ART